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Project Summary 
Chemical Engineering Track (team led by Prof. G.Z.Chen):  
- Develop novel materials with high specific capacitance (F/g) 
- Develop full working cells (test materials) 
- Develop full working stacks 
 
Electrical Engineering Track (Dr.Kulsangcharoen&Klumpner):  
- Characterisation of Supercapattery stacks 
- Cell voltage monitoring and estimation of individual cell performance 
- Development of voltage equaliser 
- Development of a Power Converter System 
- Investigating the performance of converter using novel materials/advanced topologies 
 
www.ferroamp.com/energyhub/benefits-for-consumers/ 
Future House Project Aim: Develop an Energy Storage System 
based on the Supercapattery Device for household 
application : 1-2kWh / 2kW rated power 
16 cell supercapattery stack 
(120F/20V) 
Proposed Converter System 
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• Employ two-stage topology consisting of: 
             - a half-bridge inverter topology for the DC variable (SC) to DC fixed voltage 
             - a conventional H-bridge inverter topology for the DC/AC conversion  
  
• The supercapacitor (SC) is operated between 150V to 300V (ratio 1:2) in order to 
utilise 75% of its maximum stored energy 
 
• Fixed DC-link voltage allows for reduced switching losses and reduces size of the 
inductors (AC side and SC side) 
 
• Design Aims: Maximum conversion efficiency at a reasonable cost  
  use Trench/Fieldstop IGBT3 (Infineon) and metglas magnetic core material  
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Determine Breakdown of Power Losses 
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- Design of passive components based on standard switching ripple attenuation  
- Selection of devices is based on reasonable current loading 30A IGBT, jco>2.5A/mm2 
 - Simulation waveforms (time domain and FFT) used in conjunction with detailed loss 
models of semiconductors and inductors (ESR vs frequency)  
- Breakdown of power losses performed at 0.5kW/1.0kW/1.5kW/2kW and 5-10kHz 
Example of Power Loss breakdown at rated power (2kW) and fsw= 5-10kHz 
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Optimum Switching Frequency 
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The total system power loss is 
Where it is assumed current ripple is inverse proportional with switching frequency 
and ESR is constant or varies with frequency (curve fitting function)  
 
• Perform a derivative on the PTLoss against fsw and set it to 0. 
PTLoss
fsw
dPTLoss
dfsw
=0
fswBest
• Solve this new equation, the optimum fsw can be determined  
(fswBest where PTLoss is at its minimum) 
HF LF 
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Analytical Optimum fsw vs Experimental 
PP  
(kW) 
fswBest  (kHz) 
Experimental Analytical 
Charge Discharge Average 
0.5 8 8 7.45 
1 7 7.5 6.84 
1.5 7 6 6.44 
2 6 6 6.16 
The analytical  fswBest is very 
close to the experimental  
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• The optimum switching frequency reduces as the processing power increases 
• Achieve round-trip efficiency of 92.5% at 1.5-2kW  (drops to 89%@0.5kW) 
Breakdown of Power Loss @ PN 
IBoost 
IAC 
IDC 
VAC 
LCL filtered power loss DC filtered power loss 
Semiconductor power loss 
1.32% 0.74% 
0.06% 0.64% 
0.19% 0.27% 
0.25% 
% = Power loss/2kW 
at 6kHz 
AC/DC loss = approx 2.1% 
(60% of total loss) 
DC/DC loss = approx 1.4% 
(40% of total loss) 
Further investigation in improving efficiency of each stage is carried out 
This includes new topologies and assumes the redesign of passive components 7 
Inverter Improvements: 
Single Stage vs Two Stage Approach 
Potential Benefit:     - removes losses associated with the DC/DC stage 
Potential Problem:   - switching losses and core/high frequency loses in inductors  
of AC/DC inverter will increase 
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Inverter Improvements: 
Asymmetric Leg & Modulation 
Potential Benefit: - moves all switching losses in one of the legs 
    - then SiC switches can be used in the stressed leg 
    - overall could save switching losses with smallest extra cost 
Batt
~ 
LBoostLAC
RLCL
CLCL
vGrid
vBatt
Grid
iGrid
iRLCL
iLBoost
AC Grid 
Side
Si SiC
AC-DC
CDClink
-
+
+
-
0
Modulation index
Half-bridge 
CH1
Half-bridge 
CH2-
+
Carrier signal
PWM
SLOW
FAST
0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95
Si&SiC BATT
Si BATT
1.2kV Si SC
Standard SC
 P
Loss
 (W)
25.9 12.7 15.5 8.7 10.0 72.8
22.4 7.1 28.1 14.2 18.6 90.4
16.2 7.1 10.8 6.8 12.1 53.1
18.4 7.1 1.7 6.8 12.1 46.2
P
CondDCDC
P
Loss_LF
P
SwDCDC
P
Loss_HF
P
Core
0 5 10 15 20 25 30 35 40 45
Si&SiC BATT
Si BATT
1.2kV Si SC
Standard SC
 P
Loss
 (W)
5.2 0.8 8.9 5.6 8.1 28.7
4.4 0.5 8.2 8.1 20.8 41.9
3.3 0.5 6.5 3.9 9.8 23.9
3.0
0.5
1.0
3.9 9.8 18.2
P
CondDCDC
P
Loss_LF
P
SwDCDC
P
Loss_HF
P
Core
10 
25% Power (0.5kW) 100% Power (2kW) 
Power Loss Comparison of AC/DC 
Inverter Improvements 
- Single stage + SC in DC-link experiences higher losses due to extra losses in passive 
components, whilst semiconductor losses in 1-stage/4 switches are in fact smaller than 
in 2-stage/6 switches  
- Use of SiC in one leg (not shown) may further reduce switching losses by 20W 
making the single stage topology more efficient than 2-stage (70W compared to 73W) 
- Use of a storage device with narrow voltage range (battery) may enable cheaper 
and/or more efficient conversion: silicon (53W) and SiC (46W) compared to 73W 
- Advantage of SiC is not so obvious unless fsw needs to be further increased 
Two-stage Two-stage 
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Improvement in the DC/DC Converter: 
Use Interleaving 
Potential Benefit:    - size of L can be reduced w/o increasing fsw  
Potential Problem: -  current ripple in L will increase (higher HF losses in L) 
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Improvement in the DC/DC Converter: 
Use Multilevel DC/DC Converter  
Potential Benefit:   - size of LDC and switching losses can be reduced (switch ½ Vdc) 
Potential Problem: -  conduction losses increase (additional devices in current path) 
THREE 
voltage 
levels 
Q2=on; Q1/Q3=PWM 
Q3=on; Q2/Q4=PWM 
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DC/DC stage Power Loss Comparison 
- The standard configuration remains the most efficient but currently has a problem 
DC/DC causes too much noise 
- Increase Standard fsw to 12kHz causes an increase of only 6.5W (0.3%) but still 
remain the most efficient at 12kHz 
- If reduction in physical size is required (of Ldc), switching faster and adopting a 
more complex converter may be more efficient solution as well 3Lv@fsw>12kHz 
Inverse Cond. vs Switch. split  
Better@ 
higher fsw 
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Use SiC devices in DC/DC converter 
Si 
IGBT 
SiC 
MOSFET 
- SiC devices allow for a small decrease (-4W) of losses at low switching 
frequency; The switching stress will be insignificant and equivalent to 
oversizing the converter/poor utilisation of devices 
- Choosing to sacrifice slightly efficiency (+8W loss) for the sake of increasing 
significantly the power density (much smaller 0.2L-size) can be an option 
- Similar losses/efficiencies are achievable with moderate increase of fsw (12-
20kHz) and moderate decrease to 0.4-0.5 of L-size 
Almost constant 
conduction loss 
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Conclusions 
- State of the art switches and converter technologies can provide 
reasonable cost & performance (=92.5% RT) in energy storage apps 
- Analytical models of losses can help find the switching frequency 
optimum at optimise losses at different loading levels 
- Further improving the efficiency of the power converters have been 
investigated including: 
 Employ new SiC semiconductor technology to reduce switching 
losses and by switching faster, to reduce magnetic component size 
 Employ more complex topology (e.g. multi-level, interleaved, etc) 
to reduce filter size (smaller voltage ripple or period) 
 Most approaches didn’t actually reduced losses but may be the key 
to reduce physical size of the converter 
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